

FIG. 1







FIG. 2




**FIG. 3A**



**FIG. 3B**



**FIG. 3C**



**FIG. 3D**




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10A




FIG. 10F




FIG. 10B




FIG. 10G




FIG. 10C




FIG. 10H




FIG. 10D




FIG. 10I




FIG. 10E




FIG. 10J




FIG. 11






FIG. 12A




[During Erase]

FIG. 12B



[During Write]

FIG. 12C



[Cell Array Threshold Voltage Distribution]